Run make in each subdirectory

by

There are various problems with doing the sub-make inside a for loop in a single recipe. The best way to do multiple subdirectories is like this:

SUBDIRS := $(wildcard */.)

all: $(SUBDIRS)
$(SUBDIRS):
        $(MAKE) -C $@

.PHONY: all $(SUBDIRS)

(Just to point out this is GNU make specific; you didn’t mention any restrictions on the version of make you’re using).

ETA Here’s a version which supports multiple top-level targets.

TOPTARGETS := all clean

SUBDIRS := $(wildcard */.)

$(TOPTARGETS): $(SUBDIRS)
$(SUBDIRS):
        $(MAKE) -C $@ $(MAKECMDGOALS)

.PHONY: $(TOPTARGETS) $(SUBDIRS)

More Related Contents:

  1. What is the difference between the GNU Makefile variable assignments =, ?=, := and +=?
  2. Recursive wildcards in GNU make?
  3. Define make variable at rule execution time
  4. What do @, – and + do as prefixes to recipe lines in Make?
  5. How to place object files in separate subdirectory
  6. Getting make to create object files in a specific directory
  7. How do you get the list of targets in a makefile?
  8. Difference between CPPFLAGS and CXXFLAGS in GNU Make
  9. How to get current relative directory of your Makefile?
  10. Why .SECONDARY does not work with patterns (%) while .PRECIOUS does?
  11. Building C-program “out of source tree” with GNU make
  12. How do I write the ‘cd’ command in a makefile?
  13. How can I configure my makefile for debug and release builds?
  14. Wildcard targets in a Makefile
  15. Suppress make rule error output
  16. How to print out a variable in makefile
  17. What does @: (at symbol colon) mean in a Makefile?
  18. Force gnu make to rebuild objects affected by compiler definition
  19. Make error: missing separator
  20. Passing additional variables from command line to make
  21. How to install and use “make” in Windows?
  22. What do the makefile symbols $@ and $< mean?
  23. Make: how to continue after a command fails?
  24. Passing the argument to CMAKE via command prompt
  25. Best practice for building a make file
  26. Difference in details between “make install” and “make altinstall”
  27. make *** no targets specified and no makefile found. stop
  28. Makefile ifeq logical or
  29. Makefile header dependencies
  30. Generic rule from makefile to CMake

Leave a Comment