What is the difference between reg and wire in a verilog module?

by

Wire:-

Wires are used for connecting different elements. They can be treated as physical wires. They can be read or assigned. No values get stored in them. They need to be driven by either continuous assign statement or from a port of a module.

Reg:-

Contrary to their name, regs don’t necessarily correspond to physical registers. They represent data storage elements in Verilog/SystemVerilog. They retain their value till next value is assigned to them (not through assign statement). They can be synthesized to FF, latch or combinatorial circuit. (They might not be synthesizable !!!)

Wires and Regs are present from Verilog timeframe. SystemVerilog added a new data type called logic to them. So the next question is what is this logic data type and how it is different from our good old wire/reg.

Logic:-

As we have seen, reg data type is bit mis-leading in Verilog. System Verilog’s logic data type addition is to remove the above confusion. The idea behind is having a new data type called logic which at least doesn’t give an impression that it is hardware synthesizable. Logic data type doesn’t permit multiple drivers. It has a last assignment wins behavior in case of multiple assignments (which implies it has no hardware equivalence). Reg/Wire data types give X if multiple drivers try to drive them with different values. Logic data type simply assigns the last assignment value. The next difference between reg/wire and logic is that logic can be both driven by assign block, output of a port and inside a procedural block like this

  logic a;
    assign a = b ^ c;                   // wire style 
    always (c or d) a = c + d;          // reg style
    MyModule module(.out(a), .in(xyz)); // wire style

More Related Contents:

  1. How to clear the errors for microprocessor design [closed]
  2. How will this loop work in SystemVerilog language?
  3. What will be the values of a, b, c?
  4. What is `+:` and `-:`?
  5. How to interpret blocking vs non blocking assignments in Verilog?
  6. Verilog: How to instantiate a module
  7. What is inferred latch and how it is created when it is missing else statement in if condition. Can anybody explain briefly?
  8. Verilog – Floating points multiplication
  9. Using a continous assignment in a Verilog procedure?
  10. How to initialize contents of inferred Block RAM (BRAM) in Verilog
  11. How much have xxx precision binary fixed point representation?
  12. Verilog generate/genvar in an always block
  13. How to get a square root for 32 bit input in one clock cycle only?
  14. Floating Point Divider Hardware Implementation Details
  15. Can anyone help me to create a Verilog testbench?
  16. What do curly braces mean in Verilog?
  17. Is there a simple example of how to generate verilog from Chisel3 module?

Leave a Comment