Can anyone help me to create a Verilog testbench?
Testbench 101 Create a new module (tb). Create a reg for each input of your DUT. Create a wire for each output of your DUT. Create an instance of your DUT. Connect your regs and wires to your DUT. Generate a clock Drive your other inputs Create checkers for your outputs (I’ll leave this up … Read more