Arm Neon Intrinsics vs hand assembly

by

My experience is that the intrinsics haven’t really been worth the trouble. It’s too easy for the compiler to inject extra register unload/load steps between your intrinsics. The effort to get it to stop doing that is more complicated than just writing the stuff in raw NEON. I’ve seen this kind of stuff in pretty recent compilers (including clang 3.1).

At this level, I find you really need to control exactly what’s happening. You can have all kinds of stalls if you do things in just barely the wrong order. Doing it in intrinsics feels like surgery with welder’s gloves on. If the code is so performance critical that I need intrinsics at all, then intrinsics aren’t good enough. Maybe others have difference experiences here.

More Related Contents:

  1. SSE _mm_movemask_epi8 equivalent method for ARM NEON
  2. How is load->store reordering possible with in-order commit?
  3. Methods to vectorise histogram in SIMD?
  4. What is the difference between FIQ and IRQ interrupt system?
  5. TrustZone monitor mode and IFAR, IFSR, DFAR, DFSR
  6. Explaination of ARM (especifically mobile) Peripherals Addressing and Bus architecture?
  7. Explicitly accessing banked registers on ARM
  8. what is the right way to update MMU translation table
  9. qemu-system-aarch64 entering el1 when emulating a53 power up
  10. Why unsigned types are more efficient in arm cpu?
  11. How to run code from RAM on ARM architecture
  12. When should I use _mm_sfence _mm_lfence and _mm_mfence
  13. How to measure program execution time in ARM Cortex-A8 processor?
  14. Why use LDR over MOV (or vice versa) in ARM assembly?
  15. Where is Clang’s ‘_mm256_pow_ps’ intrinsic?
  16. RDRAND and RDSEED intrinsics on various compilers?
  17. Fastest method to calculate sum of all packed 32-bit integers using AVX512 or AVX2
  18. How to single step ARM assembly in GDB on QEMU?
  19. latency vs throughput in intel intrinsics
  20. How to use MSVC intrinsics to get the equivalent of this GCC code?
  21. Does hardware memory barrier make visibility of atomic operations faster in addition to providing necessary guarantees?
  22. Do Kernel pages get swapped out?
  23. How to install SciPy on Apple Silicon (ARM / M1)
  24. Which variable types/sizes are atomic on STM32 microcontrollers?
  25. How can I do memory test on Arm architecture hardware? (something like Memtest86) [closed]
  26. Android emulator system images and AMD processor
  27. Fast Division on GCC/ARM
  28. STM32 how to get last reset status
  29. Is the hash required for immediate values in ARM assembly?
  30. How to convert 32-bit float to 8-bit signed char? (4:1 packing of int32 to int8 __m256i)

Leave a Comment