Emulating shifts on 32 bytes with AVX

by

From different inputs, I gathered these solutions. The key to crossing the inter-lane barrier is the align instruction, _mm256_alignr_epi8.

_mm256_slli_si256(A, N)

0 < N < 16

_mm256_alignr_epi8(A, _mm256_permute2x128_si256(A, A, _MM_SHUFFLE(0, 0, 2, 0)), 16 - N)

N = 16

_mm256_permute2x128_si256(A, A, _MM_SHUFFLE(0, 0, 2, 0))

16 < N < 32

_mm256_slli_si256(_mm256_permute2x128_si256(A, A, _MM_SHUFFLE(0, 0, 2, 0)), N - 16)

_mm256_srli_si256(A, N)

0 < N < 16

_mm256_alignr_epi8(_mm256_permute2x128_si256(A, A, _MM_SHUFFLE(2, 0, 0, 1)), A, N)

N = 16

_mm256_permute2x128_si256(A, A, _MM_SHUFFLE(2, 0, 0, 1))

16 < N < 32

_mm256_srli_si256(_mm256_permute2x128_si256(A, A, _MM_SHUFFLE(2, 0, 0, 1)), N - 16)

More Related Contents:

  1. AVX2 what is the most efficient way to pack left based on a mask?
  2. Loading 8 chars from memory into an __m256 variable as packed single precision floats
  3. What’s the difference between logical SSE intrinsics?
  4. C++ error: ‘_mm_sin_ps’ was not declared in this scope
  5. Get member of __m128 by index?
  6. Most efficient way to check if all __m128i components are 0 [using
  7. How to convert 32-bit float to 8-bit signed char? (4:1 packing of int32 to int8 __m256i)
  8. AVX2: Computing dot product of 512 float arrays
  9. Is `reinterpret_cast`ing between hardware SIMD vector pointer and the corresponding type an undefined behavior?
  10. How to solve the 32-byte-alignment issue for AVX load/store operations?
  11. print a __m128i variable
  12. How to implement atoi using SIMD?
  13. Efficient implementation of log2(__m256d) in AVX2
  14. When should I use _mm_sfence _mm_lfence and _mm_mfence
  15. SIMD prefix sum on Intel cpu
  16. How to perform the inverse of _mm256_movemask_epi8 (VPMOVMSKB)?
  17. Intrinsics for CPUID like informations?
  18. inlining failed in call to always_inline ‘__m256d _mm256_broadcast_sd(const double*)’
  19. SSE, intrinsics, and alignment
  20. Fast counting the number of set bits in __m128i register
  21. RDRAND and RDSEED intrinsics on various compilers?
  22. Do I get a performance penalty when mixing SSE integer/float SIMD instructions
  23. Fastest method to calculate sum of all packed 32-bit integers using AVX512 or AVX2
  24. Get sum of values stored in __m256d with SSE/AVX
  25. Visual Studio 2017: _mm_load_ps often compiled to movups
  26. How to implement “_mm_storeu_epi64” without aliasing problems?
  27. SSE reduction of float vector
  28. VS: unexpected optimization behavior with _BitScanReverse64 intrinsic
  29. Why is this SIMD multiplication not faster than non-SIMD multiplication?
  30. Where can I find an official reference listing the operation of SSE intrinsic functions?

Leave a Comment