Counting machine instructions using gdb

by

Try this:

set pagination off
set $count = 0
while $pc != 0xyourstoppingaddress
  stepi
  set $count++
end
print $count

Then go get a cup of coffee. Or a long lunch.

More Related Contents:

  1. Which cache mapping technique is used in intel core i7 processor?
  2. Globally Invisible load instructions
  3. Call an absolute pointer in x86 machine code
  4. What is the meaning of “non temporal” memory accesses in x86
  5. How to merge a scalar into a vector without the compiler wasting an instruction zeroing upper elements? Design limitation in Intel’s intrinsics?
  6. How to disassemble 16-bit x86 boot sector code in GDB with “x/i $pc”? It gets treated as 32-bit
  7. How do I enable SSE for my freestanding bootable code?
  8. Binary Bomb – Phase 4
  9. How to efficiently convert an 8-bit bitmap to array of 0/1 integers with x86 SIMD [duplicate]
  10. Fastest way to compute absolute value using SSE
  11. Fastest Implementation of Exponential Function Using AVX
  12. How to write a disassembler? [closed]
  13. Is LFENCE serializing on AMD processors?
  14. Header files for x86 SIMD intrinsics
  15. Why is x86 little endian?
  16. Where is the Write-Combining Buffer located? x86
  17. Difference between x86, x32, and x64 architectures?
  18. What kind of address instruction does the x86 cpu have?
  19. What are the costs of failed store-to-load forwarding on x86?
  20. Convention for displaying vector registers
  21. Branch target prediction in conjunction with branch prediction?
  22. Fastest way to do horizontal vector sum with AVX instructions [duplicate]
  23. SSE multiplication of 4 32-bit integers
  24. Running 32 bit assembly code on a 64 bit Linux & 64 bit Processor : Explain the anomaly
  25. How to access the control registers cr0,cr2,cr3 from a program? Getting segmentation fault
  26. How to run record instruction-history and function-call-history in GDB?
  27. how are barriers/fences and acquire, release semantics implemented microarchitecturally?
  28. Find the first instance of a character using simd
  29. Are load ops deallocated from the RS when they dispatch, complete or some other time?
  30. Are two store buffer entries needed for split line/page stores on recent Intel?

Leave a Comment