Addressing Modes in Assembly Language (IA-32 NASM)

by

  1. In NASM syntax, that instruction should be MOV EBX, MY_TABLE. What MOV EBX, [MY_TABLE] would do is load the first 4 bytes located at MY_TABLE into EBX. Another alternative would be to use LEA, as in LEA EBX, [MY_TABLE].

  2. In this case the tutorial is right. MY_TABLE is defined as an array of words. A word on the x86 is 2 bytes, so the second element of MY_TABLE is indeed located at MY_TABLE + 2.

More Related Contents:

  1. NASM x86 16-bit addressing modes [duplicate]
  2. Referencing the contents of a memory location. (x86 addressing modes)
  3. How do I print an integer in Assembly Level Programming without printf from the c library?
  4. NASM Assembly convert input to integer?
  5. How does $ work in NASM, exactly?
  6. A couple of questions about [base + index*scale + disp] and AT&T disp(base, index, scale)
  7. rbp not allowed as SIB base?
  8. Basic use of immediates vs. square brackets in YASM/NASM x86 assembly
  9. How to load a single byte from address in assembly
  10. In NASM labels next to each other in memory are printing both strings instead of first one
  11. Why isn’t my root directory being loaded? (FAT12)
  12. MOV src, dest (or) MOV dest, src?
  13. What is the meaning of MOV (%r11,%r12,1), %edx?
  14. problem in understanding mul & imul instructions of Assembly language
  15. x86, difference between BYTE and BYTE PTR
  16. Do terms like direct/indirect addressing mode actual exists in the Intel x86 manuals
  17. What do the brackets mean in NASM syntax for x86 asm?
  18. Printing Hexadecimal Digits with Assembly [duplicate]
  19. Assembly difference between [var], and var
  20. Why do we need to disambiguate when adding an immediate value to a value at a memory address
  21. What does the bracket in `movl (%eax), %eax` mean?
  22. Near call/jump tables don’t always work in a bootloader
  23. NASM Error Parsing, Instruction Expected
  24. Convert string to int. x86 32 bit Assembler using Nasm
  25. How to force NASM to encode [1 + rax*2] as disp32 + index*2 instead of disp8 + base + index?
  26. Using 8-bit registers in x86-64 indexed addressing modes
  27. Second stage of bootloader prints garbage using Int 0x10/ah=0x0e
  28. Solution needed for building a static IDT and GDT at assemble/compile/link time
  29. Does the Intel Memory Model make SFENCE and LFENCE redundant?
  30. How to produce a minimal BIOS hello world boot sector with GCC that works from a USB stick on real hardware?

Leave a Comment