Assembly bubble sort swap

by

I think I’d use pointers into the current position into the list, instead of an index that needs to be scaled every time you use it:

    mov esi, offset list
top:
    mov edi, esi
inner:
    mov eax, [edi]
    mov edx, [edi+4]
    cmp eax, edx
    jle no_swap
    mov [edi+4], eax
    mov [edi], edx
no_swap:
    add edi, 4
    cmp edi, list_end - 4
    jb inner
    add esi, 4
    cmp esi, list_end - 4
    jb top

More Related Contents:

  1. What’s the purpose of the LEA instruction?
  2. How exactly do partial registers on Haswell/Skylake perform? Writing AL seems to have a false dependency on RAX, and AH is inconsistent
  3. 8086 assembly on DOSBox: Bug with idiv instruction?
  4. Reading program counter directly
  5. What are the best instruction sequences to generate vector constants on the fly?
  6. What is a Partial Flag Stall?
  7. Assembly – JG/JNLE/JL/JNGE after CMP
  8. Why are signed and unsigned multiplication different instructions on x86(-64)?
  9. How to load a single byte from address in assembly
  10. What do the E and R prefixes stand for in the names of Intel 32-bit and 64-bit registers?
  11. Why is (or isn’t?) SFENCE + LFENCE equivalent to MFENCE?
  12. Does a memory barrier ensure that the cache coherence has been completed?
  13. What was the original reason for the design of AT&T assembly syntax?
  14. What is the 0x10 in the “leal 0x10(%ebx), %eax” x86 assembly instruction?
  15. gas: too many memory reference
  16. Why do we need to disambiguate when adding an immediate value to a value at a memory address
  17. Why does Intel hide internal RISC core in their processors?
  18. What does the bracket in `movl (%eax), %eax` mean?
  19. Questions about AT&T x86 Syntax design
  20. Spinlock with XCHG unlocking
  21. NASM Error Parsing, Instruction Expected
  22. What does the MOVZBL instruction do in IA-32 AT&T syntax?
  23. Which is a better write barrier on x86: lock+addl or xchgl?
  24. Displaying characters with DOS or BIOS
  25. Convert string to int. x86 32 bit Assembler using Nasm
  26. X86 prefetching optimizations: “computed goto” threaded code
  27. What are the ESP and the EBP registers?
  28. What is the penalty of mixing EVEX and VEX encoded scheme?
  29. x86 Assembly – Why is [e]bx preserved in calling conventions?
  30. Second stage of bootloader prints garbage using Int 0x10/ah=0x0e

Leave a Comment