Passing arguments to “make run”

by

I don’t know a way to do what you want exactly, but a workaround might be:

run: ./prog
    ./prog $(ARGS)

Then:

make ARGS="asdf" run
# or
make run ARGS="asdf"

More Related Contents:

  1. Make error: missing separator
  2. Passing additional variables from command line to make
  3. What is the difference between the GNU Makefile variable assignments =, ?=, := and +=?
  4. Define make variable at rule execution time
  5. What do @, – and + do as prefixes to recipe lines in Make?
  6. What do the makefile symbols $@ and $< mean?
  7. GNU Makefile rule generating a few targets from a single source file
  8. How to write loop in a Makefile?
  9. What’s the opposite of ‘make install’, i.e. how do you uninstall a library in Linux?
  10. Make: how to continue after a command fails?
  11. Difference between CPPFLAGS and CXXFLAGS in GNU Make
  12. Create directories using make file
  13. Passing the argument to CMAKE via command prompt
  14. How to get current relative directory of your Makefile?
  15. Is it possible to set CFLAGS to a linux kernel module Makefile?
  16. GNU make yields “commands commence before first target” error
  17. Best practice for building a make file
  18. Why .SECONDARY does not work with patterns (%) while .PRECIOUS does?
  19. Difference in details between “make install” and “make altinstall”
  20. Building C-program “out of source tree” with GNU make
  21. What are Makefile.am and Makefile.in?
  22. make *** no targets specified and no makefile found. stop
  23. Makefile ifeq logical or
  24. CMAKE_MAKE_PROGRAM not found
  25. Makefile header dependencies
  26. How to print out a variable in makefile
  27. What does @: (at symbol colon) mean in a Makefile?
  28. Create a variable in a makefile by reading contents of another file
  29. @ prefix when setting environment variable in Makefile
  30. Generic rule from makefile to CMake

Leave a Comment