Define make variable at rule execution time

by

In your example, the TMP variable is set (and the temporary directory created) whenever the rules for out.tar are evaluated. In order to create the directory only when out.tar is actually fired, you need to move the directory creation down into the steps:

out.tar : 
    $(eval TMP := $(shell mktemp -d))
    @echo hi $(TMP)/hi.txt
    tar -C $(TMP) cf $@ .
    rm -rf $(TMP)

The eval function evaluates a string as if it had been typed into the makefile manually. In this case, it sets the TMP variable to the result of the shell function call.

edit (in response to comments):

To create a unique variable, you could do the following:

out.tar : 
    $(eval $@_TMP := $(shell mktemp -d))
    @echo hi $($@_TMP)/hi.txt
    tar -C $($@_TMP) cf $@ .
    rm -rf $($@_TMP)

This would prepend the name of the target (out.tar, in this case) to the variable, producing a variable with the name out.tar_TMP. Hopefully, that is enough to prevent conflicts.

More Related Contents:

  1. What is the difference between the GNU Makefile variable assignments =, ?=, := and +=?
  2. Recursive wildcards in GNU make?
  3. What do @, – and + do as prefixes to recipe lines in Make?
  4. How to place object files in separate subdirectory
  5. Getting make to create object files in a specific directory
  6. How do you get the list of targets in a makefile?
  7. Difference between CPPFLAGS and CXXFLAGS in GNU Make
  8. How to get current relative directory of your Makefile?
  9. Why .SECONDARY does not work with patterns (%) while .PRECIOUS does?
  10. Building C-program “out of source tree” with GNU make
  11. How do I write the ‘cd’ command in a makefile?
  12. How can I configure my makefile for debug and release builds?
  13. Run make in each subdirectory
  14. Wildcard targets in a Makefile
  15. Suppress make rule error output
  16. How to print out a variable in makefile
  17. What does @: (at symbol colon) mean in a Makefile?
  18. Force gnu make to rebuild objects affected by compiler definition
  19. Make error: missing separator
  20. Passing additional variables from command line to make
  21. What do the makefile symbols $@ and $< mean?
  22. Make: how to continue after a command fails?
  23. Passing the argument to CMAKE via command prompt
  24. GNU make yields “commands commence before first target” error
  25. Best practice for building a make file
  26. Difference in details between “make install” and “make altinstall”
  27. Makefile to put object files from source files different directories into a single, separate directory?
  28. Makefile header dependencies
  29. Make error of mixed implicit and normal rules
  30. Generic rule from makefile to CMake

Leave a Comment