@ prefix when setting environment variable in Makefile

by

Use ‘@’ only once. It is only needed at the very beginning of the string, but you have it twice. The line continuations are very literal, and your current code reads:

@NODE_ENV=test @NODE_PATH=lib ./node_modules/.bin/expresso $(TESTFLAGS) $(SPECS)

The ‘@’ on NODE_PATH is getting passed to the shell, which you do not want.

More Related Contents:

  1. What is the purpose of .PHONY in a Makefile?
  2. Make error: missing separator
  3. Passing additional variables from command line to make
  4. OS detecting makefile
  5. What is the difference between the GNU Makefile variable assignments =, ?=, := and +=?
  6. Define make variable at rule execution time
  7. What do @, – and + do as prefixes to recipe lines in Make?
  8. How to place object files in separate subdirectory
  9. How to generate a Makefile with source in sub-directories using just one makefile
  10. What do the makefile symbols $@ and $< mean?
  11. GNU Makefile rule generating a few targets from a single source file
  12. How to write loop in a Makefile?
  13. What’s the opposite of ‘make install’, i.e. how do you uninstall a library in Linux?
  14. Make: how to continue after a command fails?
  15. Difference between CPPFLAGS and CXXFLAGS in GNU Make
  16. Create directories using make file
  17. Passing the argument to CMAKE via command prompt
  18. How to get current relative directory of your Makefile?
  19. Best practice for building a make file
  20. Why .SECONDARY does not work with patterns (%) while .PRECIOUS does?
  21. Difference in details between “make install” and “make altinstall”
  22. Building C-program “out of source tree” with GNU make
  23. What are Makefile.am and Makefile.in?
  24. make *** no targets specified and no makefile found. stop
  25. Makefile ifeq logical or
  26. CMAKE_MAKE_PROGRAM not found
  27. Makefile header dependencies
  28. Create a variable in a makefile by reading contents of another file
  29. Why are .PHONY implicit pattern rules not triggered?
  30. Force gnu make to rebuild objects affected by compiler definition

Leave a Comment