Force gnu make to rebuild objects affected by compiler definition

by

I use a file to remember the last value of such options, like this:

.PHONY: force
compiler_flags: force
    echo '$(CC_FLAGS)' | cmp -s - $@ || echo '$(CC_FLAGS)' > $@

The cmp || echo bit means the file compiler_flags is only touched when the setting changes, so now you can write something like 

$(OBJECTS): compiler_flags

to cause a rebuild of $(OBJECTS) whenever the compiler flags change. The rule for compiler_flags will be executed every time you run make, but a rebuild of $(OBJECTS) will be triggered only if the compiler_flags file was actually modified.

More Related Contents:

  1. What is the difference between the GNU Makefile variable assignments =, ?=, := and +=?
  2. Recursive wildcards in GNU make?
  3. Define make variable at rule execution time
  4. What do @, – and + do as prefixes to recipe lines in Make?
  5. How to place object files in separate subdirectory
  6. Getting make to create object files in a specific directory
  7. How do you get the list of targets in a makefile?
  8. Difference between CPPFLAGS and CXXFLAGS in GNU Make
  9. How to get current relative directory of your Makefile?
  10. Why .SECONDARY does not work with patterns (%) while .PRECIOUS does?
  11. Building C-program “out of source tree” with GNU make
  12. How do I write the ‘cd’ command in a makefile?
  13. How can I configure my makefile for debug and release builds?
  14. Run make in each subdirectory
  15. Wildcard targets in a Makefile
  16. Suppress make rule error output
  17. How to print out a variable in makefile
  18. What does @: (at symbol colon) mean in a Makefile?
  19. Makefile (Auto-Dependency Generation)
  20. How does “make” app know default target to build if no target is specified?
  21. crti.o file missing
  22. “multiple target patterns” Makefile error
  23. GNU make yields “commands commence before first target” error
  24. Makefile variable assignment error in echo
  25. Sources from subdirectories in Makefile
  26. How do I perform arithmetic in a makefile?
  27. Create a variable in a makefile by reading contents of another file
  28. Why are .PHONY implicit pattern rules not triggered?
  29. @ prefix when setting environment variable in Makefile
  30. multiple targets from one recipe and parallel execution

Leave a Comment