Verilog generate/genvar in an always block

by

You need to reverse the nesting inside the generate block:

genvar c;
generate
    for (c = 0; c < ROWBITS; c = c + 1) begin: test
        always @(posedge sysclk) begin
            temp[c] <= 1'b0;
        end
    end
endgenerate

Technically, this generates four always blocks:

always @(posedge sysclk) temp[0] <= 1'b0;
always @(posedge sysclk) temp[1] <= 1'b0;
always @(posedge sysclk) temp[2] <= 1'b0;
always @(posedge sysclk) temp[3] <= 1'b0;

In this simple example, there’s no difference in behavior between the four always blocks and a single always block containing four assignments, but in other cases there could be.

The genvar-dependent operation needs to be resolved when constructing the in-memory representation of the design (in the case of a simulator) or when mapping to logic gates (in the case of a synthesis tool). The always @posedge doesn’t have meaning until the design is operating.

Subject to certain restrictions, you can put a for loop inside the always block, even for synthesizable code. For synthesis, the loop will be unrolled. However, in that case, the for loop needs to work with a reg, integer, or similar. It can’t use a genvar, because having the for loop inside the always block describes an operation that occurs at each edge of the clock, not an operation that can be expanded statically during elaboration of the design.

More Related Contents:

  1. How to clear the errors for microprocessor design [closed]
  2. How will this loop work in SystemVerilog language?
  3. What will be the values of a, b, c?
  4. What is `+:` and `-:`?
  5. How to interpret blocking vs non blocking assignments in Verilog?
  6. Verilog: How to instantiate a module
  7. What is inferred latch and how it is created when it is missing else statement in if condition. Can anybody explain briefly?
  8. Verilog – Floating points multiplication
  9. What is the difference between reg and wire in a verilog module?
  10. Using a continous assignment in a Verilog procedure?
  11. How to initialize contents of inferred Block RAM (BRAM) in Verilog
  12. How much have xxx precision binary fixed point representation?
  13. How to get a square root for 32 bit input in one clock cycle only?
  14. Floating Point Divider Hardware Implementation Details
  15. Can anyone help me to create a Verilog testbench?
  16. What do curly braces mean in Verilog?
  17. Is there a simple example of how to generate verilog from Chisel3 module?

Leave a Comment