Getting make to create object files in a specific directory

by

You have two problems in this rule (well, three):

$(OBJECTS): $(SOURCES)
    $(CC) $(CFLAGS) -c $(SOURCES) $(LIB_PATH) $(LIBS)

You haven’t noticed yet, but the rule makes each object dependent on all sources, and tries to build that way. Not a problem as long as you have only one source. Easy to fix with a static pattern rule and an automatic variable:

$(OBJECTS): src/%.o : src/%.c
    $(CC) $(CFLAGS) -c $< $(LIB_PATH) $(LIBS)

Also, the command (“$(CC)…”) doesn’t specify an output file name, so gcc will infer it from the source file name; if you give it src/timeout.c, it will produce timeout.o (in the working directory, project/). So you should specify the desired path to the output file. Easy to do with another automatic variable:

$(OBJECTS): src/%.o : src/%.c
    $(CC) $(CFLAGS) -c $< $(LIB_PATH) $(LIBS) -o $@

More Related Contents:

  1. What is the difference between the GNU Makefile variable assignments =, ?=, := and +=?
  2. Recursive wildcards in GNU make?
  3. Define make variable at rule execution time
  4. What do @, – and + do as prefixes to recipe lines in Make?
  5. How to place object files in separate subdirectory
  6. How do you get the list of targets in a makefile?
  7. Difference between CPPFLAGS and CXXFLAGS in GNU Make
  8. How to get current relative directory of your Makefile?
  9. Why .SECONDARY does not work with patterns (%) while .PRECIOUS does?
  10. Building C-program “out of source tree” with GNU make
  11. How do I write the ‘cd’ command in a makefile?
  12. How can I configure my makefile for debug and release builds?
  13. Run make in each subdirectory
  14. Wildcard targets in a Makefile
  15. Suppress make rule error output
  16. How to print out a variable in makefile
  17. What does @: (at symbol colon) mean in a Makefile?
  18. Force gnu make to rebuild objects affected by compiler definition
  19. Make error: missing separator
  20. Passing additional variables from command line to make
  21. How to install and use “make” in Windows?
  22. What do the makefile symbols $@ and $< mean?
  23. Make: how to continue after a command fails?
  24. Create directories using make file
  25. Best practice for building a make file
  26. Makefile ifeq logical or
  27. Makefile header dependencies
  28. Why are .PHONY implicit pattern rules not triggered?
  29. Make error of mixed implicit and normal rules
  30. tar: file changed as we read it

Leave a Comment