How do you get the list of targets in a makefile?

by

Under Bash (at least), this can be done automatically with tab completion:

make spacetabtab

More Related Contents:

  1. What is the difference between the GNU Makefile variable assignments =, ?=, := and +=?
  2. Recursive wildcards in GNU make?
  3. Define make variable at rule execution time
  4. What do @, – and + do as prefixes to recipe lines in Make?
  5. How to place object files in separate subdirectory
  6. Getting make to create object files in a specific directory
  7. Difference between CPPFLAGS and CXXFLAGS in GNU Make
  8. How to get current relative directory of your Makefile?
  9. Why .SECONDARY does not work with patterns (%) while .PRECIOUS does?
  10. Building C-program “out of source tree” with GNU make
  11. How do I write the ‘cd’ command in a makefile?
  12. How can I configure my makefile for debug and release builds?
  13. Run make in each subdirectory
  14. Wildcard targets in a Makefile
  15. Suppress make rule error output
  16. How to print out a variable in makefile
  17. What does @: (at symbol colon) mean in a Makefile?
  18. Force gnu make to rebuild objects affected by compiler definition
  19. Creating Makefile with libraries
  20. Passing arguments to “make run”
  21. How does “make” app know default target to build if no target is specified?
  22. How to use all *.c files in a directory with the Cmake build system?
  23. How to use LDFLAGS in makefile
  24. “multiple target patterns” Makefile error
  25. Makefile variable assignment error in echo
  26. Sources from subdirectories in Makefile
  27. How do I perform arithmetic in a makefile?
  28. Why are .PHONY implicit pattern rules not triggered?
  29. Make error of mixed implicit and normal rules
  30. tar: file changed as we read it

Leave a Comment