Is there a specification of x86 I/O port assignment?

by

A good source for current (and not from 1994) I/O port map is chipset documentation, e.g. Intel® 7 Series Chipset Family PCH Datasheet (see section 9.3, I/O Map). For example, here are some ports which are commonly used in modern PCs and are not mentioned in the old lists:

  • 2E-2F,4E-4F: Low Pin Count (LPC) interface, usually connected to Super I/O or EC (Embedded Controller)
  • 0CF8, 0CFC: PCI configuration space access
  • B2: ACPI and SMI port (writing to it usually generates an SMI interrupt)

Note that some I/O ranges are dynamic and can be moved by reprogramming various bits in the corresponding PCI devices configuration.

More Related Contents:

  1. Micro fusion and addressing modes
  2. Why doesn’t GCC use partial registers?
  3. Why should EDX be 0 before using the DIV instruction?
  4. Custom bootloader booted via USB drive produces incorrect output on some computers
  5. A couple of questions about [base + index*scale + disp] and AT&T disp(base, index, scale)
  6. rbp not allowed as SIB base?
  7. How to read the Intel Opcode notation
  8. What does cltq do in assembly?
  9. Bomb lab phase 5 – 6 char string, movzbl load, and $0xf, %ecx, and index an array with that?
  10. execve shellcode writing segmentation fault
  11. double condition checking in assembly
  12. Printing hex values in x86 assembly
  13. Does it make any sense to use the LFENCE instruction on x86/x86_64 processors?
  14. What does the dollar sign ($) mean in x86 assembly when calculating string lengths like “$ – label”? [duplicate]
  15. Why not store function parameters in XMM vector registers?
  16. Subtract a variable from a register? error A2022: instruction operands must be the same size
  17. How to interpret objdump disassembly output columns?
  18. x86 LOCK question on multi-core CPUs
  19. Weird performance effects from nearby dependent stores in a pointer-chasing loop on IvyBridge. Adding an extra load speeds it up?
  20. Carry Flag, Auxiliary Flag and Overflow Flag in Assembly
  21. Difference between MOVDQA and MOVAPS x86 instructions?
  22. Can PTEST be used to test if two registers are both zero or some other condition?
  23. Cannot move 8 bit address to 16 bit register
  24. Is a mov to a segmentation register slower than a mov to a general purpose register?
  25. error A2070: invalid instruction operands
  26. Does Skylake need vzeroupper for turbo clocks to recover after a 512-bit instruction that only reads a ZMM register, writing a k mask?
  27. How to know if an assembly code has particular syntax (emu8086, NASM, TASM, …)?
  28. Assembly bubble sort swap
  29. Why is the Carry Flag set during a subtraction when zero is the minuend?
  30. how does push and pop work in assembly

Leave a Comment