Loop unrolling to achieve maximum throughput with Ivy Bridge and Haswell

by

More Related Contents:

  1. Why is this SSE code 6 times slower without VZEROUPPER on Skylake?
  2. How to solve the 32-byte-alignment issue for AVX load/store operations?
  3. Deoptimizing a program for the pipeline in Intel Sandybridge-family CPUs
  4. How to implement atoi using SIMD?
  5. How to efficiently perform double/int64 conversions with SSE/AVX?
  6. How to check if a CPU supports the SSE3 instruction set?
  7. Loading 8 chars from memory into an __m256 variable as packed single precision floats
  8. Using AVX CPU instructions: Poor performance without “/arch:AVX”
  9. Is using double faster than float?
  10. inlining failed in call to always_inline ‘__m256d _mm256_broadcast_sd(const double*)’
  11. How to generate assembly code with clang in Intel syntax?
  12. cpu dispatcher for visual studio for AVX and SSE
  13. Get sum of values stored in __m256d with SSE/AVX
  14. Why does C++ code for testing the Collatz conjecture run faster than hand-written assembly?
  15. Can modern x86 hardware not store a single byte to memory?
  16. Replacing a 32-bit loop counter with 64-bit introduces crazy performance deviations with _mm_popcnt_u64 on Intel CPUs
  17. Vectorizing with unaligned buffers: using VMASKMOVPS: generating a mask from a misalignment count? Or not using that insn at all
  18. How to merge a scalar into a vector without the compiler wasting an instruction zeroing upper elements? Design limitation in Intel’s intrinsics?
  19. Where is the lock for a std::atomic?
  20. What does the “lock” instruction mean in x86 assembly?
  21. Atomic operations, std::atomic and ordering of writes
  22. Can I force cache coherency on a multicore x86 CPU?
  23. Are there in x86 any instructions to accelerate SHA (SHA1/2/256/512) encoding?
  24. x86 MUL Instruction from VS 2008/2010
  25. Optimizations for pow() with const non-integer exponent?
  26. How to implement “_mm_storeu_epi64” without aliasing problems?
  27. Most efficient way to check if all __m128i components are 0 [using
  28. Why do I see 400x outlier timings when calling clock_gettime repeatedly?
  29. Half-precision floating-point arithmetic on Intel chips
  30. Fastest inline-assembly spinlock

Leave a Comment