x86 Calculating AX given AH and AL?

by

As suggested by Peter Cordes, I would imagine the data as hexadecimal values:

RR RR RR RR EE EE HH LL
|           |     || ||
|           |     || AL
|           |     AH  |
|           |     |___|
|           |     AX  |
|           |_________|
|           EAX       |
|_____________________|
RAX

…where RAX is the 64-bit register which exists in x86-64.

So if you had AH = 0x12 and AL = 0x34, like this:

00 00 00 00 00 00 12 34
|           |     || ||
|           |     || AL
|           |     AH  |
|           |     |___|
|           |     AX  |
|           |_________|
|           EAX       |
|_____________________|
RAX

…then you had AX = 0x1234 and EAX = 0x00001234 etc.

Note that, as shown in this chart, AH is the only “weird” register here which is not aligned with the lower bits. The others (AL, AX, EAX, RAX for 64-bit) are just different sizes but all aligned on the right. (For example, the two bytes marked EE EE in the chart don’t have a register name on their own.)

Writing AL, AH, or AX merge into the full RAX, leaving other bytes unmodified for historical reasons. (Prefer a movzx eax, byte [mem] or movzx eax, word [mem] load if you don’t specifically want this merging: Why doesn’t GCC use partial registers?)

Writing EAX zero-extends into RAX. (Why do x86-64 instructions on 32-bit registers zero the upper part of the full 64-bit register?)

More Related Contents:

  1. Why do x86-64 instructions on 32-bit registers zero the upper part of the full 64-bit register?
  2. How do AX, AH, AL map onto EAX?
  3. What is the “FS”/”GS” register intended for?
  4. Why is there not a register that contains the higher bytes of EAX?
  5. What do the E and R prefixes stand for in the names of Intel 32-bit and 64-bit registers?
  6. What are the names of the new X86_64 processors registers?
  7. How to determine if the registers are loaded right to left or vice versa
  8. Why isn’t the instruction pointer a normal register usable with MOV or ADD?
  9. Why are x86 registers named the way they are?
  10. What is the purpose of segment registers in x86 protected mode?
  11. Why can I access lower dword/word/byte in a register but not higher?
  12. Assembly x86 registers signed or unsigned
  13. How to know if a register is a “general purpose register”?
  14. Referencing the contents of a memory location. (x86 addressing modes)
  15. How do you use gcc to generate assembly code in Intel syntax?
  16. What is stack frame in assembly?
  17. Does the Intel Memory Model make SFENCE and LFENCE redundant?
  18. problem in understanding mul & imul instructions of Assembly language
  19. Differences between general purpose registers in 8086: [bx] works, [cx] doesn’t?
  20. gas: too many memory reference
  21. Why do we need to disambiguate when adding an immediate value to a value at a memory address
  22. How to determine if ModR/M is needed through Opcodes?
  23. How to multiply a register by 37 using only 2 consecutive leal instructions in x86?
  24. Add 2 numbers and print the result using Assembly x86
  25. Segment size in x86 real mode
  26. error A2070: invalid instruction operands
  27. Does Skylake need vzeroupper for turbo clocks to recover after a 512-bit instruction that only reads a ZMM register, writing a k mask?
  28. How to know if an assembly code has particular syntax (emu8086, NASM, TASM, …)?
  29. Why is the Carry Flag set during a subtraction when zero is the minuend?
  30. how does push and pop work in assembly

Leave a Comment