* EAX - Accumulator Register
* EBX - Base Register
* ECX - Counter Register
* EDX - Data Register
* ESI - Source Index
* EDI - Destination Index
* EBP - Base Pointer
* ESP - Stack Pointer
More Related Contents:
- Why do x86-64 instructions on 32-bit registers zero the upper part of the full 64-bit register?
- How do AX, AH, AL map onto EAX?
- What is the “FS”/”GS” register intended for?
- Why is there not a register that contains the higher bytes of EAX?
- What do the E and R prefixes stand for in the names of Intel 32-bit and 64-bit registers?
- What are the names of the new X86_64 processors registers?
- How to determine if the registers are loaded right to left or vice versa
- Why isn’t the instruction pointer a normal register usable with MOV or ADD?
- x86 Calculating AX given AH and AL?
- What is the purpose of segment registers in x86 protected mode?
- Why can I access lower dword/word/byte in a register but not higher?
- Assembly x86 registers signed or unsigned
- How to know if a register is a “general purpose register”?
- When and why do we sign extend and use cdq with mul/div?
- What is the purpose of XORing a register with itself? [duplicate]
- What registers must be preserved by an x86 function?
- What is the meaning of MOV (%r11,%r12,1), %edx?
- x86, difference between BYTE and BYTE PTR
- Why is GCC pushing an extra return address on the stack?
- x86 XOR opcode differences
- Converting bin to hex in assembly
- what does movsbl instruction do? [duplicate]
- How to write an absolute target for a near direct relative call/jmp in MASM
- What are the ESP and the EBP registers?
- What is the penalty of mixing EVEX and VEX encoded scheme?
- Second stage of bootloader prints garbage using Int 0x10/ah=0x0e
- Does Skylake need vzeroupper for turbo clocks to recover after a 512-bit instruction that only reads a ZMM register, writing a k mask?
- Assembly bubble sort swap
- Why is the Carry Flag set during a subtraction when zero is the minuend?
- how does push and pop work in assembly