multiple targets from one recipe and parallel execution

by

This is how make is defined to work. A rule like this:

foo bar baz : boz ; $(BUILDIT)

is exactly equivalent, to make, to writing these three rules:

foo : boz ; $(BUILDIT)
bar : boz ; $(BUILDIT)
baz : boz ; $(BUILDIT)

There is no way (in GNU make) to define an explicit rule with the characteristics you want; that is that one invocation of the recipe will build all three targets.

However, if your output files and your input file share a common base, you CAN write a pattern rule like this:

%.foo %.bar %.baz : %.boz ; $(BUILDIT)

Strangely, for implicit rules with multiple targets GNU make assumes that a single invocation of the recipe WILL build all the targets, and it will behave exactly as you want.

More Related Contents:

  1. Optimal number of threads per core
  2. What is the difference between the GNU Makefile variable assignments =, ?=, := and +=?
  3. Recursive wildcards in GNU make?
  4. How to install and use “make” in Windows?
  5. Define make variable at rule execution time
  6. What do @, – and + do as prefixes to recipe lines in Make?
  7. How to place object files in separate subdirectory
  8. OpenMP program is slower than sequential one
  9. Getting make to create object files in a specific directory
  10. MPI: blocking vs non-blocking
  11. Julia: How to copy data to another processor in Julia
  12. Processing vec in parallel: how to do safely, or without using unstable features?
  13. How do you get the list of targets in a makefile?
  14. Difference between CPPFLAGS and CXXFLAGS in GNU Make
  15. How to get current relative directory of your Makefile?
  16. Why .SECONDARY does not work with patterns (%) while .PRECIOUS does?
  17. GNU parallel not working at all
  18. What is the purpose of the “PAUSE” instruction in x86?
  19. Building C-program “out of source tree” with GNU make
  20. How do I write the ‘cd’ command in a makefile?
  21. How can I configure my makefile for debug and release builds?
  22. Run make in each subdirectory
  23. Makefile to put object files from source files different directories into a single, separate directory?
  24. Wildcard targets in a Makefile
  25. Suppress make rule error output
  26. How to print out a variable in makefile
  27. What does @: (at symbol colon) mean in a Makefile?
  28. Force gnu make to rebuild objects affected by compiler definition
  29. Is there a good way to extract chunks of data from a java 8 stream?
  30. aiohttp: rate limiting parallel requests

Leave a Comment