What is register %eiz?

by

See Why Does GCC LEA EIZ?:

Apparently %eiz is a pseudo-register that just evaluates to zero at all times (like r0 on MIPS).

…

I eventually found a mailing list post by binutils guru Ian Lance Taylor that reveals the answer. Sometimes GCC inserts NOP instructions into the code stream to ensure proper alignment and stuff like that. The NOP instruction takes one byte, so you would think that you could just add as many as needed. But according to Ian Lance Taylor, it’s faster for the chip to execute one long instruction than many short instructions. So rather than inserting seven NOP instructions, they instead use one bizarro LEA, which uses up seven bytes and is semantically equivalent to a NOP.

More Related Contents:

  1. How do GNU assembler x86 instruction suffixes like “.s” in “mov.s” work?
  2. What does cltq do in assembly?
  3. MOV src, dest (or) MOV dest, src?
  4. gas: too many memory reference
  5. What does the bracket in `movl (%eax), %eax` mean?
  6. How to produce a minimal BIOS hello world boot sector with GCC that works from a USB stick on real hardware?
  7. Why should EDX be 0 before using the DIV instruction?
  8. How does $ work in NASM, exactly?
  9. How to access a char array and change lower case letters to upper case, and vice versa
  10. NASM x86 16-bit addressing modes [duplicate]
  11. What is the difference between MOV and LEA?
  12. How to read the Intel Opcode notation
  13. Assembly, printing ascii number
  14. x86 assembler: floating point compare
  15. x86-32 / x86-64 polyglot machine-code fragment that detects 64bit mode at run-time?
  16. What are CFI directives in Gnu Assembler (GAS) used for?
  17. What are the segment and offset in real mode memory addressing?
  18. Do terms like direct/indirect addressing mode actual exists in the Intel x86 manuals
  19. Does it make any sense to use the LFENCE instruction on x86/x86_64 processors?
  20. What is the x86 “ret” instruction equivalent to?
  21. Assembly difference between [var], and var
  22. 8086 random number generator (not just using the system time)?
  23. How to use RIP Relative Addressing in a 64-bit assembly program?
  24. Why are x86 registers named the way they are?
  25. Carry Flag, Auxiliary Flag and Overflow Flag in Assembly
  26. What is instruction fusion in contemporary x86 processors?
  27. call subroutines conditionally in assembly
  28. Using 8-bit registers in x86-64 indexed addressing modes
  29. Can PTEST be used to test if two registers are both zero or some other condition?
  30. Addressing Modes in Assembly Language (IA-32 NASM)

Leave a Comment