Why do Compilers put data inside .text(code) section of the PE and ELF files and how does the CPU distinguish between data and code?

by

More Related Contents:

  1. x86 registers: MBR/MDR and instruction registers
  2. How has CPU architecture evolution affected virtual function call performance?
  3. What kind of address instruction does the x86 cpu have?
  4. Can the simple decoders in recent Intel microarchitectures handle all 1-µop instructions?
  5. Is there hardware support for 128bit integers in modern processors?
  6. Which cache mapping technique is used in intel core i7 processor?
  7. How does x86 paging work?
  8. Why are elementwise additions much faster in separate loops than in a combined loop?
  9. Globally Invisible load instructions
  10. What does multicore assembly language look like?
  11. What happens after a L2 TLB miss?
  12. Bomb lab phase 5 – 6 char string, movzbl load, and $0xf, %ecx, and index an array with that?
  13. What C/C++ compiler can use push pop instructions for creating local variables, instead of just increasing esp once?
  14. How can I do a CPU cache flush in x86 Windows?
  15. Why can’t you set the instruction pointer directly?
  16. If I don’t use fences, how long could it take a core to see another core’s writes?
  17. How to write a disassembler? [closed]
  18. Why is std::fill(0) slower than std::fill(1)?
  19. Why do virtual memory addresses for linux binaries start at 0x8048000?
  20. x86 LOCK question on multi-core CPUs
  21. int 13h 42h doesn’t load anything in Bochs
  22. Why GCC compiled C program needs .eh_frame section?
  23. Fastest way to unpack 32 bits to a 32 byte SIMD vector
  24. How to access the control registers cr0,cr2,cr3 from a program? Getting segmentation fault
  25. Return address prediction stack buffer vs stack-stored return address?
  26. Are load ops deallocated from the RS when they dispatch, complete or some other time?
  27. Bubble sort in x86 (masm32), the sort I wrote doesn’t work
  28. Why is gcc allowed to speculatively load from a struct?
  29. What are these seemingly-useless callq instructions in my x86 object files for?
  30. Are two store buffer entries needed for split line/page stores on recent Intel?

Leave a Comment