“enter” vs “push ebp; mov ebp, esp; sub esp, imm” and “leave” vs “mov esp, ebp; pop ebp”

by

There is a performance difference, especially for enter. On modern processors this decodes to some 10 to 20 µops, while the three instruction sequence is about 4 to 6, depending on the architecture. For details consult Agner Fog’s instruction tables.

Additionally the enter instruction usually has a quite high latency, for example 8 clocks on a core2, compared to the 3 clocks dependency chain of the three instruction sequence.

Furthermore the three instruction sequence may be spread out by the compiler for scheduling purposes, depending on the surrounding code of course, to allow more parallel execution of instructions.

More Related Contents:

  1. How exactly do partial registers on Haswell/Skylake perform? Writing AL seems to have a false dependency on RAX, and AH is inconsistent
  2. Test whether a register is zero with CMP reg,0 vs OR reg,reg?
  3. What is the direction of stack growth in most modern systems?
  4. What does `rep ret` mean?
  5. Does it matter where the ret instruction is called in a procedure in x86 assembly
  6. Does cmpxchg write destination cache line on failure? If not, is it better than xchg for spinlock?
  7. Is vxorps-zeroing on AMD Jaguar/Bulldozer/Zen faster with xmm registers than ymm?
  8. Weird performance effects from nearby dependent stores in a pointer-chasing loop on IvyBridge. Adding an extra load speeds it up?
  9. How to force NASM to encode [1 + rax*2] as disp32 + index*2 instead of disp8 + base + index?
  10. What are the ESP and the EBP registers?
  11. Does using xor reg, reg give advantage over mov reg, 0? [duplicate]
  12. Does Skylake need vzeroupper for turbo clocks to recover after a 512-bit instruction that only reads a ZMM register, writing a k mask?
  13. Referencing the contents of a memory location. (x86 addressing modes)
  14. How do you use gcc to generate assembly code in Intel syntax?
  15. What do the E and R prefixes stand for in the names of Intel 32-bit and 64-bit registers?
  16. What is stack frame in assembly?
  17. Does the Intel Memory Model make SFENCE and LFENCE redundant?
  18. problem in understanding mul & imul instructions of Assembly language
  19. x64 instruction encoding and the ModRM byte
  20. Random number in emu8086 without using DOS/BIOS calls?
  21. gas: too many memory reference
  22. Why do we need to disambiguate when adding an immediate value to a value at a memory address
  23. How to determine if ModR/M is needed through Opcodes?
  24. How to read and write x86 flags registers directly?
  25. Add 2 numbers and print the result using Assembly x86
  26. Segment size in x86 real mode
  27. Is reserving stack space necessary for functions less than four arguments?
  28. Addressing Modes in Assembly Language (IA-32 NASM)
  29. What’s difference between number with $ or without $ symbol in at&t assembly syntax?
  30. Is processor can do memory and arithmetic operation at the same time?

Leave a Comment